Create five intermediate registers. These five intermediate registers separate the six stages uniformly.

Each intermediate register holds all of the values required by the stage behind it.

Each stage process the value stored in its former register and update the value stored in its latter register.

Put all stages in a while loop. For each loop, clock cycle plus 1. This implementation means all stages run simultaneously and take one cycle for each step.